Apparatus and method for generating a delayed clock signal
作者： Leel S. Janzen
DOI:
关键词:
摘要: An apparatus and method for generating a delayed clock signal is provided. The generator includes synchronizing circuit an output from input further delay having coupled to the of circuit. provides with respect according one plurality programmable time delays selected in accordance selection signal. internal external signal, delaying different amounts based on value indicative frequency provide
lens.org 参考文章(36)
Sei-Seung Yoon, Sang-pyo Hong, Internal clock signal delay circuit and method for delaying internal clock signal in semiconductor device ,(2000)
Yasuhiro Kan, Masaharu Taniguti, Clock signal generator for generating a plurality of clock signals with different phases, and clock phase controller using the same ,(1998)
Chang-sik Yoo, Sang-Bo Lee, Delay locked loops and methods that shift the phase of a delayed clock signal based on a reference phase value ,(1999)
Takeo Miki, Semiconductor memory device with reduced power consumption ,(2001)
Donald A. Bradley, Two port handheld vector network analyzer with frequency monitor mode ,(1998)
Dae-Hyun Chung, Sang-woong Shin, Methods for generating output control signals in synchronous semiconductor memory devices and related semiconductor memory devices ,(2003)
Choong-Sun Shin, Jung-Bae Lee, Dong-yang Lee, Synchronous DRAM having posted CAS latency and method for controlling CAS latency ,(2000)
Hyun-Soon Jang, Ho-Cheol Lee, Chull-Soo Kim, Yun-ho Choi, Si-Yeol Lee, Seung-Hun Lee, Myung-Ho Kim, Churoo Park, Tae-Jin Kim, Synchronous dram having a plurality of latency modes ,(1997)