Method of forming stacked-die integrated circuit
作者： Arifur Rahman
DOI:
关键词:
摘要: A stacked-die integrated circuit and a method of fabricating same. The has circuitry formed in the first surface mother die, plurality through-die vias with at least one via providing electrical connection between die second contact pads semiconductor for mounting daughter wherein some are electrically isolated dummy pads.
lens.org 参考文章(33)
Charles A. Miller, In-street integrated circuit wafer via ,(2001)
Stephen M. Trimberger, Bernard J. New, Arifur Rahman, Integrated circuit with through-die via interface for die stacking ,(2007)
Anthony T. Duong, Integrated system noise management—decoupling capacitance ,(2006)
Michael D. Rostoker, Multi-chip semiconductor arrangements using flip chip dies ,(1992)
Aaron M. Katzenmeyer, M. Saif Islam, Logeeswaran Veerayah Jayaraman, Method and apparatus for fabricating optoelectromechanical devices by structural transfer using re-usable substrate ,(2009)
Akira Seito, Tasuke Tanaka, Yoshiaki Nakajima, Kanya Hamada, Semiconductor device, a method of manufacturing a semiconductor device and a testing method of the same ,(2008)
Dean A. Johnson, William R. Laubengayer, Stephen G. Richardson, Multiple circuit board assembly having an interconnect mechanism that includes a flex connector ,(1997)
Kai-Yun Lin, Ying-Lin Liu, Chung-Hsing Wang, Chih Sheng Tsai, Design and verification of 3d integrated circuits ,(2008)
David S. Pratt, Surface depressions for die-to-die interconnects and associated systems and methods ,(2012)
Steven Webster, Thomas P. Glenn, Vincent DiCaprio, Chip size semiconductor packages with stacked dies ,(2000)