Data input/output multiplexer of semiconductor device
作者： Beom-Ju Shin
DOI:
关键词:
摘要: There is provided an input/output multiplexer capable of reducing a layout area in designing device by disposing first and second multiplexers at either side specific data (I/O) pad. An apparatus for multiplexing inputted or outputted to global line includes the supplying multiplexed I/O supplied line, wherein are formed line.
lens.org 参考文章(17)
Kevin Ray Iadonato, Le Trong Nguyen, Integrated structure layout and layout of interconnections for an instruction execution unit of an integrated circuit chip ,(2002)
Nicholas Kucharewski, David Chiang, Jesse H. Jenkins, Cross point interconnect structure with reduced area ,(1995)
Troy A. Manning, Todd A. Merritt, Distributed write data drivers for burst access memories ,(2002)
Todd A. Merritt, Layout for a semiconductor memory device having redundant elements ,(1997)
Robert J. Proebsting, Merging write cycles by comparing at least a portion of the respective write cycle addresses ,(2000)
Jong-Hak Won, Memory device having reduced layout area ,(2003)
Ha Ryong Yoon, Column redundancy circuit ,(2001)
Hua Zheng, Memory array datapath architecture ,(1999)
Kamin Fei, Hua Zheng, Teng Su, Memory and circuit for accessing data bits in a memory array in multi-data rate operation ,(1998)
Steven P. Young, Efficient multiplexer structure for use in FPGA logic blocks ,(1998)