Computer architecture and software cells for broadband networks

作者: Harm Peter Hofstee , Takeshi Yamazaki , Atsushi Kunimatsu , Martin E. Hopkins , Charles Ray Johns

DOI:

关键词:

摘要: A computer architecture and programming model for high speed processing over broadband networks are provided. The employs a consistent modular structure, common computing module uniform software cells. includes control processor, plurality of units, local memories from which the units process programs, direct memory access controller shared main memory. synchronized system method coordinated reading writing data to by also hardware sandbox structure is provided security against corruption among programs being processed units. cells contain both applications structured any processors network. Each cell uniquely identified on creating dedicated pipeline streaming

参考文章(125)
Shigeharu Momoi, Shigeo Shimada, Tsutomu Ishikawa, Yoshio Ogawa, Hierarchical Array Processor (HAP) Featuring High Reliability and High System Performance. international conference on parallel processing. pp. 293- 300 ,(1986)
Pratap Chandra Pattnaik, Joefon Jann, Douglas James Joseph, Hubertus Franke, Mark Edwin Giampapa, Secure partitioning of shared memory based multiprocessor system ,(1999)
Kazuyuki Shimizu, Minoru Koshino, Terutaka Tateishi, Method and circuit for checking storage protection by pre-checking an access request key ,(1989)
Ravi Kumar Arimilli, Jerry Don Lewis, John Steven Dodson, Derek Edward Williams, Eviction override for larx-reserved addresses ,(1997)
Paul Gregory Greenstein, Richard Roland Guyette, John Ted Rodell, Apparatus for protecting memory storage blocks from I/O accesses ,(1996)
Drimak Edward G, Cordero Humberto, Perkins Charles B, Storage protection system ,(1968)