System and Methods for the Simultaneous Display of Multiple Video Signals in High Definition Format

作者: Geno Valente , Mary Beth Valente

DOI:

关键词:

摘要: A scaling engine, blending mechanism, memory controller, frame buffer and video driver are included within a semiconductor, such as Field Programmable Gate Array (FPGA), to provide broadcasting of signals at high resolution format by combining two or more low create signal in real-time High Definition format, 1080 p. The can be concurrently displayed one image areas on display device any contemplated size, number arrangement.

参考文章(8)
Steven R. Morton, Kenneth Alfred Boehlke, Video signal converter utilizing a subcarrier-based encoder ,(1997)
David R. Tomlinson, David Tweed, Embedded video processing system ,(2005)
Kevin J. Gaughan, Thomas J. Zato, Polling internet module of web TV ,(2000)
Alexander G. MacInnis, Chengfuh Jeffrey Tang, Xiaodong Xie, Sandeep Bhatia, Francis Cheung, Greg A. Kranawetter, Ramanujan Valmiki, Vivian Hsiun, Sathish Kumar, Video, audio and graphics decode, composite and display system ,(2006)