Fair Queuing Memory Systems

作者: Kyle J. Nesbit , Nidhi Aggarwal , James Laudon , James E. Smith

DOI: 10.1109/MICRO.2006.24

关键词:

摘要: We propose and evaluate a multi-thread memory scheduler that targets high performance CMPs. The proposed is based on concepts originally developed for network fair queuing scheduling algorithms. provides Quality of Service (QoS) while improving system performance. On four processor CMP running workloads containing mix applications with range bandwidth demands, the QoS to all threads in workloads, improves by an average 14% (41% best case), reduces variance threads' target utilization from .2 .0058.

参考文章(22)
Chitra Natarajan, Bruce Christenson, Fayé Briggs, A study of performance impact of memory controller features in multi-processor server environment Proceedings of the 3rd workshop on Memory performance issues in conjunction with the 31st international symposium on computer architecture - WMPI '04. pp. 80- 87 ,(2004) , 10.1145/1054943.1054954
J. Emer, P. Ahuja, E. Borch, A. Klauser, Chi-Keung Luk, S. Manne, S.S. Mukherjee, H. Patil, S. Wallace, N. Binkert, R. Espasa, T. Juan, Asim: a performance model framework IEEE Computer. ,vol. 35, pp. 68- 76 ,(2002) , 10.1109/2.982918
Ben Verghese, Anoop Gupta, Mendel Rosenblum, Performance isolation: sharing and isolation in shared-memory multiprocessors architectural support for programming languages and operating systems. ,vol. 33, pp. 181- 192 ,(1998) , 10.1145/291069.291044
Doug Burger, James R. Goodman, Alain Kägi, Memory bandwidth limitations of future microprocessors Proceedings of the 23rd annual international symposium on Computer architecture - ISCA '96. ,vol. 24, pp. 78- 89 ,(1996) , 10.1145/232973.232983
Vinodh Cuppu, Bruce Jacob, Concurrency, latency, or system overhead: which has the largest impact on uniprocessor DRAM-system performance? international symposium on computer architecture. ,vol. 29, pp. 62- 71 ,(2001) , 10.1145/379240.379252
Hui Zhang, Service disciplines for guaranteed performance service in packet-switching networks Proceedings of the IEEE. ,vol. 83, pp. 1374- 1396 ,(1995) , 10.1109/5.469298
Scott Rixner, William J. Dally, Ujval J. Kapasi, Peter Mattson, John D. Owens, Memory access scheduling international symposium on computer architecture. ,vol. 28, pp. 128- 138 ,(2000) , 10.1145/339647.339668
H. Chetto, M. Chetto, Some Results of the Earliest Deadline Scheduling Algorithm IEEE Transactions on Software Engineering. ,vol. 15, pp. 1261- 1269 ,(1989) , 10.1109/TSE.1989.559777
Jon C. R. Bennett, Hui Zhang, Hierarchical packet fair queueing algorithms acm special interest group on data communication. ,vol. 26, pp. 143- 156 ,(1996) , 10.1145/248156.248170
Vinodh Cuppu, Trevor Mudge, Brian Davis, Bruce Jacob, A performance comparison of contemporary DRAM architectures international symposium on computer architecture. ,vol. 27, pp. 222- 233 ,(1999) , 10.1145/300979.300998