Access control method for a shared main memory in a multiprocessor based upon a directory held at a storage location of data in the memory after reading data to a processor
作者： Naonobu Sukegawa , Katsuyoshi Kitai , Toshiaki Tarui , Hiroaki Fujii
DOI:
关键词:
摘要: A main memory shared by plural processing units in a parallel computer system is composed of partial memories. directory for each data line the generated after has been cached one units. The held memories place line. indicates unit which status bit C provided set. If subsequent read request given to line, checked and used identify that transferred identified unit, from issued request. replaced it if there none, written back into memory. is, not back. Another RO also It only. only, generation storing prohibited.
google.co.uk参考文章(9)
Yasuhiko Saigou, Kunio Uchiyama, Takashi Kikuchi, Hirokazu Aoki, Osamu Nishii, Multi-processor system for invalidating hierarchical cache ,(1992)
Hugh W. Durdan, Rebecca L. Stamm, Michael G. Uhler, Method and apparatus for filtering invalidate requests ,(1989)
Andrew W. Wilson, Steven J. Frank, Hierarchical cache memory system and method ,(1985)
Michael A. Callander, Douglas E. Sanders, Two-level protocol for multi-component bus ownership, and implementation in a multi-processor cache write back protocol ,(1990)
Rebecca L. Stamm, John Edmondson, Raymond Strouble, David Archer, Samyojita Nadkarni, Processor system with writeback cache using writeback and non writeback transactions stored in separate queues ,(1993)
D. Lenoski, J. Laudon, K. Gharachorloo, W.-D. Weber, A. Gupta, J. Hennessy, M. Horowitz, M.S. Lam, The Stanford Dash multiprocessor IEEE Computer. ,vol. 25, pp. 583- 599 ,(1992) , 10.1109/2.121510
D. Chaiken, C. Fields, K. Kurihara, A. Agarwal, Directory-based cache coherence in large-scale multiprocessors IEEE Computer. ,vol. 23, pp. 49- 58 ,(1990) , 10.1109/2.55500
Edward S. Zager, Gregory S. Mathews, Cache memory hierarchy having a large write through first level that allocates for CPU read misses only and a small write back second level that allocates for CPU write misses only ,(1991)
智 松下, Satoshi Matsushita, Multi processor communication system and device therefor ,(1991)