A highly linear 125-MHz CMOS switched-resistor programmable-gain amplifier

作者: Cheng-Chung Hsu , Jieh-Tsorng Wu

DOI: 10.1109/JSSC.2003.817665

关键词:

摘要: A highly linear programmable-gain amplifier (PGA) is fabricated using a 0.35-/spl mu/m CMOS technology. High linearity and constant wide bandwidth are achieved by high-gain with low input impedance resistor-network feedback. The voltage gain varied digitally controlling the switched resistors. distortion of resistor has been analyzed Volterra series. PGA varying from 0 to 19 dB, while maintaining 125 MHz. third-order intermodulation -86dB at 10 circuit dissipates 21 mW 3.3-V supply.

参考文章(19)
Piet Wambacq, Willy M. Sansen, Distortion analysis of analog integrated circuits ,(1998)
N.P. Sands, E. Naviasky, W. Evans, M. Mengele, K. Faison, C. Frost, M. Casas, M. Williams, An integrated analog front-end for VDSL international solid-state circuits conference. pp. 246- 247 ,(1999) , 10.1109/ISSCC.1999.759218
J. Guido, V. Leung, J. Kenney, J. Trackim, A. Agrillo, E. Zimany, R. Shariatdoust, Analog front end IC for category I and II ADSL symposium on vlsi circuits. pp. 178- 181 ,(2000) , 10.1109/VLSIC.2000.852884
B.K. Ahuja, An improved frequency compensation technique for CMOS operational amplifiers IEEE Journal of Solid-state Circuits. ,vol. 18, pp. 629- 633 ,(1983) , 10.1109/JSSC.1983.1052012
P. Orsatti, F. Piazza, Qiuting Huang, A 71-MHz CMOS IF-baseband strip for GSM IEEE Journal of Solid-state Circuits. ,vol. 35, pp. 104- 108 ,(2000) , 10.1109/4.818926
R. Harjani, A low-power CMOS VGA for 50 Mb/s disk drive read channels IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing. ,vol. 42, pp. 370- 376 ,(1995) , 10.1109/82.392312