Transaction references for requests in a multi-processor network
作者： Stephen R. Van Doren , Simon C. Steely , Gregory Edward Tierney
DOI:
关键词:
摘要: One disclosed embodiment may comprise a system that includes home node provides transaction reference to requester in response request from the requester. The an acknowledgement message reference, enabling determine order of requests at relative
google.ch 参考文章(35)
Stephen R. Van Doren, Simon C. Steely, Madhumitra Sharma, Kourosh Gharachorloo, Method and apparatus for reducing latency of inter-reference ordering in a multiprocessor system ,(1997)
Stephen Van Doren, Simon Steely, Madhumitra Sharma, Mechanism for packet component merging and channel assignment, and packet decomposition and channel reassignment in a multiprocessor system ,(2001)
Stephen Van Doren, Gregory Tierney, Thomas Gibney, Method and apparatus for implementing a relaxed ordering model in a computer system ,(2002)
Fong Pong, Lance Russell, Tung Nguyen, Transactional memory for distributed shared memory multi-processor computer systems ,(1999)
David M. Fenwick, Simon C. Steely, Madhumitra Sharma, Stephen R. Vandoren, Order supporting mechanisms for use in a switch-based multi-processor system ,(1998)
Konrad Lai, Jih-Kwon Peir, Multiprocessor cache coherence management ,(2001)
Robert C. Douglas, Curtis R. McAllister, Memory controller that provides memory line caching and memory transaction coherency by using at least one memory controller agent ,(2003)
Kourosh Gharachorloo, Luiz A. Barroso, Andreas Nowatzyk, System and method for generating cache coherence directory entries and error correction codes in a multiprocessor system ,(2001)
Robert Cypher, Ashok Singhal, Shared memory multiprocessing system employing mixed broadcast snooping and directory based coherency protocols ,(2001)
Ketan S. Bhat, Gregory S. Mathews, Multi-processing cache coherency protocol on a local bus ,(1996)