Verification of real-time properties for Hardware-dependent Software
作者： Wolfgang Mueller , Marcio F. da S. Oliveira , Henning Zabel , Markus Becker
DOI: 10.1109/HLDVT.2010.5496644
关键词:
摘要: Seamless HW/SW codesign flows support early verification of hardware and Hardware-dependent Software (HdS) like drivers, operating systems, firmware. For estimation verification, the application SystemC in combination with Instruction Set Simulators Emulators QEMU is widely accepted. In this article, we present an advanced design flow for HW, (RT)OS HdS refinement focus on transition from abstract RTOS to full system RTOS/HdS emulation. context assertion-based introduce a set generic real-time properties which can be reused verified at different abstraction levels discuss their application. The are presented by means IEEE standard PSL assertions applied mixed SystemC/HdS models.
sci-hub.se 参考文章(28)
Alain Clouard, Kshitiz Jain, Frank Ghenassia, Laurent Maillet-Contoz, Jean-Philippe Strassen, Using transactional level models in a SoC design flow SystemC. pp. 29- 63 ,(2003) , 10.1007/0-306-48735-7_2
Ziv Glazberg, Mark Moulin, Avigail Orni, Sitvanit Ruah, Emmanuel Zarpas, PSL: Beyond Hardware Verification Springer, Dordrecht. pp. 245- 260 ,(2007) , 10.1007/978-1-4020-6254-4_19
Wolfgang Mller, Wolfgang Ecker, Rainer Dmer, Hardware-dependent Software: Principles and Practice Hardware-dependent Software: Principles and Practice. pp. 300- 300 ,(2009)
Fabrice Bellard, QEMU, a fast and portable dynamic translator usenix annual technical conference. pp. 41- 41 ,(2005)
Markus Becker, Henning Zabel, Wolfgang Mueller, A Mixed Level Simulation Environment for Stepwise RTOS Software Refinement DIPES/BICC. pp. 145- 156 ,(2010) , 10.1007/978-3-642-15234-4_15
Janick Bergeron, Writing testbenches: functional verification of HDL models Kluwer Academic Publishers. ,(2000) , 10.1007/978-1-4615-0302-6
Y. Lahbib, M.-A. Ghrab, M. Hechkel, F. Ghenassia, R. Tourki, A new synchronization policy between PSL checkers and SystemC designs at transaction level International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.. pp. 85- 90 ,(2006) , 10.1109/DTIS.2006.1708698
H. Posadas, J. A. Adamez, E. Villar, F. Blasco, F. Escuder, RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model Design Automation for Embedded Systems. ,vol. 10, pp. 209- 227 ,(2005) , 10.1007/S10617-006-9725-1
Gunar Schirner, Andreas Gerstlauer, Rainer Domer, Abstract, Multifaceted Modeling of Embedded Processors for System Level Design asia and south pacific design automation conference. pp. 384- 389 ,(2007) , 10.1109/ASPDAC.2007.358016
Gunar Schirner, Rainer Dömer, Fast and accurate transaction level models using result oriented modeling international conference on computer aided design. pp. 363- 368 ,(2006) , 10.1145/1233501.1233574