Critical path analysis using a dynamically bounded delay model

作者: Soha Hassoun

DOI: 10.1145/337292.337413

关键词:

摘要: This paper focuses on static timing analysis in the presence of capacitive coupling. We propose a novel gate delay model, dynamically bounded model. In contrast to min-max or model which assumes fixed range, [dmin, dmax], for each circuit component, our new allows specification variations and conditions upon will hold. Novel algorithms can thus bound delays. To demonstrate effectiveness this approach, we use perform critical path Our experiments show that approach avoids pessimism when compared PERT assuming worst case

参考文章(22)
S. Ta§iran, S. P. Khatri, S. Yovine, R. K. Brayton, A. Sangiovanni-Vincentelli, A Timed Automaton-Based Method for Accurate Computation of Circuit Delay in the Presence of Cross-Talk formal methods in computer aided design. pp. 149- 166 ,(1998) , 10.1007/3-540-49519-3_11
Patrick C. McGeer, Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli, Delay Models and Exact Timing Analysis Springer, Boston, MA. pp. 167- 189 ,(1993) , 10.1007/978-1-4615-3154-8_8
Patrick C. McGeer, Robert K. Brayton, Integrating Functional and Temporal Domains in Logic Design: The False Path Problem and Its Implications Kluwer Academic Publishers. ,(1991)
Patrick C. McGeer, Robert K. Brayton, Integrating functional and temporal domains in logic design ,(1991)
T. I. Kirkpatrick, N. R. Clark, PERT as an aid to logic design Ibm Journal of Research and Development. ,vol. 10, pp. 135- 141 ,(1966) , 10.1147/RD.102.0135
Florentin Dartu, Lawrence T. Pileggi, Calculating worst-case gate delays due to dominant capacitance coupling design automation conference. pp. 46- 51 ,(1997) , 10.1145/266021.266033
D. H. Du, S. H. Yen, S. Ghanta, On the General False Path Problem in Timing Analysis design automation conference. pp. 555- 560 ,(1989) , 10.1145/74382.74475
K. L. Shepard, Gutuan Zheng, V. Narayanan, P. C. Elmendorf, Global harmony: coupled noise analysis for full-chip RC interconnect networks international conference on computer aided design. pp. 139- 146 ,(1997) , 10.5555/266388.266451
P. Feldmann, R.W. Freund, Efficient linear circuit analysis by Pade approximation via the Lanczos process IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 14, pp. 639- 649 ,(1995) , 10.1109/43.384428