Tutorial and Survey Paper Power Minimization in IC Design: Principles and Applications
作者： Massoud Pedram
DOI:
关键词:
摘要: Low power has emerged as a principal theme in today’s electronics industry. The need for low caused major paradigm shift which dissipation is important performance and area. This article presents an in-depth survey of CAD methodologies techniques designing digital CMOS circuits systems describes the many issues facing designers at architectural, logical, physical levels design abstraction. It reviews some tools that have been proposed to overcome these difficulties outlines future challenges must be met power, high systems.
rice.edu参考文章(135)
Charles E. Leiserson, Flavio M. Rose, James B. Saxe, Optimizing Synchronous Circuitry by Retiming (Preliminary Version) Springer, Berlin, Heidelberg. pp. 87- 116 ,(1983) , 10.1007/978-3-642-95432-0_7
Bharadwaj S. Amrutur, Mark Horowitz, Techniques To Reduce Power In Fast Wide Memories ,(1994)
William C. Athas, Energy-Recovery CMOS Springer, Boston, MA. pp. 65- 100 ,(1996) , 10.1007/978-1-4615-2307-9_4
Frank Franssen, Lode Nachtergaele, Francky Catthoor, Hugo De Man, Sven Wuytack, Global Communication and Memory Optimizing Transformations for Low Power Systems pp. 203- 208 ,(1994)
Hirendu Vaishnav, Optimization of post-layout area, delay and power dissipation University of Southern California. ,(1996)
Thomas L. Quarles, THE SPICE3 IMPLEMENTATION GUIDE ,(1989)
R.W. Brodersen, A. Chandrakasan, S. Sheng, Technologies for personal communications symposium on vlsi circuits. pp. 5- 9 ,(1991) , 10.1109/VLSIC.1991.760053
Steve Furber, Computing without Clocks: Micropipelining the ARM Processor Springer, London. pp. 211- 262 ,(1995) , 10.1007/978-1-4471-3575-3_5
J. Cong, Cheng-Kok Koh, Minimum-cost bounded-skew clock routing international symposium on circuits and systems. ,vol. 1, pp. 215- 218 ,(1995) , 10.1109/ISCAS.1995.521489
Anantha Chandrakasan, Robert W. Brodersen, Low-Power CMOS Design Wiley-IEEE Press. ,(1997) , 10.1109/9780470545058