High throughput FPGA control interface

摘要: A programmable logic device (PLD) including a plurality of tiles organized in blocks. Each block comprises unique subset the tiles. data bus extends to each An independent address circuit is provided for block. enable line coupled such that when asserted selected capable transferring from and deasserted substantially electrically isolated bus.