Semiconductor device having a shielding conductor
作者： Norio Hasegawa , Takuya Fukuda , Takao Watanabe
DOI:
关键词:
摘要: The present invention relates to a semiconductor device that includes dynamic memory and logic circuits are integrated on single chip can avoid noise problems signal delay. portion above the is shielded with shielding conductor biased an equipotential. Wirings between logical blocks bonding pads or passed over conductive layer. Wiring for be done in same metal wiring layer which provided. have mesh-like structure improve its integrity wirings portions of protected from noise. In addition memory, other memories analog used instead combination memory.
lens.org 参考文章(10)
Isami Sakai, Composite semiconductor integrated circuit device ,(1991)
Satoru Isomura, Katsumi Ogiue, Masato Iwabuchi, Semiconductor integrated circuit device having a gate array with a ram and by-pass signal lines which interconnect a logic section and i/o unit circuit of the gate array ,(1990)
Brant Candelore, Anti-tamper bond wire shield for an integrated circuit ,(1998)
Noriaki Shinagawa, Integrated circuit with gate-array interconnections routed over memory area ,(1997)
Yoshihiro Takaishi, Semiconductor memory device having stacked capacitor ,(1995)
Susumu Matsumoto, Yoshiro Nakata, Shin Hashimoto, Toshio Yamada, Semiconductor device having a semiconductor substrate with reduced step between memory cells ,(1992)
Tohru Ozaki, Hiroshi Takato, Akihiko Nitayama, Semiconductor memory device having a stack-type capacitor ,(1993)
Asai Mitsuo, Doi Toshio, Ishibashi Kenichi, Hayashi Takehisa, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS DESIGN ,(1990)
Ikegami Masaaki, SEMICONDUCTOR INTEGRATED CIRCUIT ,(1991)
Yoshikazu Tsunemine, Semiconductor memory device and manufacturing method thereof ,(1996)