Methods and apparatuses for thermal analysis based circuit design
作者： Khalid Rahmat , Kenneth S. McElvain
DOI:
关键词:
摘要: Methods and apparatuses for circuit design to reduce power usage, such as reducing temperature dependent and/or improve timing, delay or transition time. At least one embodiment of the present invention reduces dissipation improves timing an integrated optimize design. A thermal analysis is used determine a distribution resulting from dissipating heat created by dissipation. Then, components are selectively transformed based on solution. The transformation may include placement changes netlist changes, change transistor threshold voltages cells blocks chip.
lens.org 参考文章(13)
Kyoung-Keun Lee, Sung Kyu Lim, Edward J. Paradise, Thermal-driven Circuit Partitioning and Floorplanning with Power Optimization Georgia Institute of Technology. ,(2003)
Jon Robert Tetzloff, Richard Lee Donze, Terrance Wayne Kueper, William Paul Hovis, II John Edward Sheets, Method and apparatus for improving performance margin in logic paths ,(2004)
Ching-Han Tsai, Sung-Mo (Steve) Kang, Standard cell placement for even on-chip thermal distribution international symposium on physical design. pp. 179- 184 ,(1999) , 10.1145/299996.300067
F.N. Najm, A survey of power estimation techniques in VLSI circuits IEEE Transactions on Very Large Scale Integration Systems. ,vol. 2, pp. 446- 455 ,(1994) , 10.1109/92.335013
O.S. Unsal, I. Koren, System-level power-aware design techniques in real-time systems Proceedings of the IEEE. ,vol. 91, pp. 1055- 1069 ,(2003) , 10.1109/JPROC.2003.814617
Kaustav Banerjee, Massoud Pedram, Amir H. Ajami, Analysis and optimization of thermal issues in high-performance VLSI international symposium on physical design. pp. 230- 237 ,(2001) , 10.1145/369691.369779
K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand, Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits Proceedings of the IEEE. ,vol. 91, pp. 305- 327 ,(2003) , 10.1109/JPROC.2002.808156
Shamik Das, Anantha Chandrakasan, Rafael Reif, Timing, energy, and thermal performance of three-dimensional integrated circuits Proceedins of the 14th ACM Great Lakes symposium on VLSI - GLSVLSI '04. pp. 338- 343 ,(2004) , 10.1145/988952.989034
Guoqiang Chen, Sachin Sapatnekar, Partition-driven standard cell thermal placement Proceedings of the 2003 international symposium on Physical design - ISPD '03. pp. 75- 80 ,(2003) , 10.1145/640000.640018
E. Howick, Guruprasad Rao, Apparatus for optimized constraint characterization with degradation options and associated methods ,(2001)