Toward Functional Safety of Systolic Array-Based Deep Learning Hardware Accelerators

作者: Suvadeep Banerjee , Kanad Basu , Suriyaprakash Natarajan , Arnab Raha , Shamik Kundu

DOI: 10.1109/TVLSI.2020.3048829

关键词:

摘要: High accuracy and ever-increasing computing power have made deep neural networks (DNNs) the algorithm of choice for various machine learning, computer vision, image processing applications across spectrum. To this end, Google developed tensor unit (TPU) to accelerate computationally intensive matrix multiplication operation a DNN on its systolic array architecture. Faults manifested in datapath such due latent manufacturing defects or single-event effects may lead functional safety (FuSa) violation. Although DNNs are known resist minor perturbations with their inherent fault-tolerant characteristics, we show that classification model plummets from 97.4% 7.75% minimal fault rate 0.0003% accelerator, implying catastrophic circumstances when deployed mission-critical systems. Hence, ensure FuSa accelerators, article provides an extensive assessment accelerator exposed faults datapath, by varying network parameters, position, characteristics induced error multiple exhaustive data sets. Furthermore, propose two novel strategies obtain diminutive set test patterns detect violation accelerator. Our experimental results demonstrate obtained sets can achieve average 92.63% (in some cases, up 100%) coverage cardinality as low 0.1% entire set.

参考文章(21)
Vincenzo Piuri, Analysis of Fault Tolerance in Artificial Neural Networks Journal of Parallel and Distributed Computing. ,vol. 61, pp. 18- 48 ,(2001) , 10.1006/JPDC.2000.1663
Andrej Karpathy, George Toderici, Sanketh Shetty, Thomas Leung, Rahul Sukthankar, Li Fei-Fei, Large-Scale Video Classification with Convolutional Neural Networks computer vision and pattern recognition. pp. 1725- 1732 ,(2014) , 10.1109/CVPR.2014.223
M. De Carvalho, P. Bernardi, E. Sanchez, M. Sonza Reorda, O. Ballan, Increasing fault coverage during functional test in the operational phase 2013 IEEE 19th International On-Line Testing Symposium (IOLTS). pp. 43- 48 ,(2013) , 10.1109/IOLTS.2013.6604049
Seongwook Park, Kyeongryeol Bong, Dongjoo Shin, Jinmook Lee, Sungpill Choi, Hoi-Jun Yoo, None, 4.6 A1.93TOPS/W scalable deep learning/inference processor with tetra-parallel MIMD architecture for big-data applications international solid-state circuits conference. pp. 1- 3 ,(2015) , 10.1109/ISSCC.2015.7062935
P. Kerlirzin, F. Vallet, Robustness in multilayer perceptrons Neural Computation. ,vol. 5, pp. 473- 482 ,(1993) , 10.1162/NECO.1993.5.3.473
Yann LeCun, John Denker, Sara Solla, None, Optimal Brain Damage neural information processing systems. ,vol. 2, pp. 598- 605 ,(1989)
Monica S. Lam, H. T. Kung, Fault-Tolerance and Two-Level Pipelining in VLSI Systolic Arrays MIT,Cambridge, MA. ,(1983)
C. Alippi, V. Piuri, M. Sami, Sensitivity to errors in artificial neural networks: a behavioral approach IEEE Transactions on Circuits and Systems I-regular Papers. ,vol. 42, pp. 358- 361 ,(1995) , 10.1109/81.390269
S. Bettola, V. Piuri, High performance fault-tolerant digital neural networks IEEE Transactions on Computers. ,vol. 47, pp. 357- 363 ,(1998) , 10.1109/12.660173
Ilya Sutskever, Geoffrey E. Hinton, Alex Krizhevsky, ImageNet Classification with Deep Convolutional Neural Networks neural information processing systems. ,vol. 25, pp. 1097- 1105 ,(2012)