Iommu using two-level address translation for i/o and computation offload devices on a peripheral interconnect
作者： Andrew G. Kegel , Stephen D. Glaser , Mark D. Hummel
DOI:
关键词:
摘要: An IOMMU for controlling requests by an I/O device to a system memory of computer includes control logic and cache memory. The may translate address received in request from the device. If transaction layer protocol (TLP) packet with process space identifier (PASID) prefix, perform two-level guest translation. Accordingly, access set page tables request. A pointer last table points first nested tables. use obtain physical (SPA) that corresponds stores completed translations.
lens.org 参考文章(18)
Balaji Vembu, Gilbert Neiger, Ioannis Schoinas, Rajesh Madukkarumukumana, Richard Uhlig, Caching support for direct memory access address translation ,(2004)
Ole Agesen, Large-Page Optimization in Virtual Memory Paging Systems ,(2008)
Jinaeon Lee, Flash file system ,(2003)
Gilbert Neiger, Ioannis Schoinas, Ku-jei King, Rajesh Madukkarumakumana, Richard Uhlig, Address translation for input/output devices using hierarchical translation tables ,(2004)
Andrew G. Kegel, Mark D. Hummel, Erich S. Boleyn, Translation data prefetch in an iommu ,(2008)
Andrew W. Lueck, Michael Haertel, Mark D. Hummel, Geoffrey S. Strongin, Mitchell Alsup, Chained hybrid input/output memory management unit ,(2007)
Benjamin C. Serebrin, Placing virtual machine monitor (VMM) code in guest context to speed memory mapped input/output virtualization ,(2007)
Andrew W. Lueck, Andrew G. Kegel, Mark D. Hummel, Efficiently Controlling Special Memory Mapped System Accesses ,(2006)
Andrew G. Kegel, Mark D. Hummel, Andrew W. Lueck, Filtering and remapping interrupts ,(2006)
Udo A. Steinburg, Gilbert Neiger, Andrew V. Anderson, Steven M. Bennett, Rajesh Madukkarumukumana, Address window support for direct memory access translation ,(2009)