FPGAs for High Accuracy Clock Synchronization over Ethernet Networks

作者: Roland Höller

DOI: 10.1007/978-3-540-45234-8_95

关键词:

摘要: This article describes the architecture and implementation of two systems on a programmable chip, which support high accuracy clock synchronization over Ethernet networks. The network interface node one hand provides all necessary hardware to be flexibly used in broad range applications. switch add-on other accounts for packet delay uncertainties switches is crucial synchronization.

参考文章(9)
Martin Horauer, Ulrich Schmid, Klaus Schossmaier, NTI: A Network Time Interface M-module for high-accuracy clock synchronization international parallel processing symposium. pp. 1067- 1076 ,(1998) , 10.1007/3-540-64359-1_772
Ulrich Schmid, Klaus Schossmaier, Interval-based Clock Synchronization Real-time Systems. ,vol. 12, pp. 173- 228 ,(1997) , 10.1023/A:1007957901560
Martin Horauer, Nikolaus Kero, Roland Holler, Ulrich Schmid, Technikum Vienna, Klaus Schossmaier, PSynUTC - Evaluation of a High Precision Time Synchronization Prototype System for Ethernet LANs Proceedings of the 34th Annual Precise Time and Time Interval Systems and Applications Meeting. pp. 263- 277 ,(2002)
Ulrich Schmid, Orthogonal Accuracy Clock Synchronization. Chicago Journal of Theoretical Computer Science. ,vol. 2000, ,(2000)
Martin Horauer, Nikolaus Kero, Ulrich Schmid, How to Distribute GPS-Time Over COTS-Based LANs ,(1999)
M Horauer, R Höller, U Schmid, N Kerö, K Schossmaier, G Gridling, SynUTC - high precision time synchronization over ethernet networks CERN. ,(2002) , 10.5170/CERN-2002-003.428