Efficient cache allocation by optimizing size and order of allocate commands based on bytes required by CPU

作者： Abhijeet Ashok Chachad , Dheera Balasubramanian , Roger Kyle Castille , Joseph Raymond Michael Zbiciak

DOI:

关键词:

摘要: This invention is a data processing system having multi-level cache system. The includes at least first level and second cache. Upon miss in both the one evicts allocates line within determine from address whether request falls low half or high of allocated line. requests external memory receipt supplied to CPU. then for other

freepatentsonline.com 本地加速

google.com 本地加速

freepatentsonline.com LINK 下载加速

freepatentsonline.com UNKNOWN 下载加速

lens.org UNKNOWN 下载加速

参考文章(4)

David J. Harriman, Zohar Bogin, Zdzislaw A. Wirkus, Satish Acharya, Method and system for servicing cache line in response to partial cache line request ,(2000)

Mitchell Alsup, Microprocessor including a first level cache and a second level cache having different cache line sizes ,(2003)

Gerard Chauvel, Level 2 cache architecture for multiprocessor with task—ID and resource—ID ,(2001)

Balaram Sinharoy, Xiaowei Shen, Robert W. Wisniewski, Robert B. Tremaine, System for reconfiguring cache memory having an access bit associated with a sector of a lower-level cache memory and a granularity bit associated with a sector of a higher-level cache memory ,(2011)