5 – Trends in Low-Power VLSI Design

作者: Tarek Darwish , Magdy Bayoumi

DOI: 10.1016/B978-012170960-0/50022-0

关键词:

摘要: This chapter deals with the discussion of trends in low-power VLSI design. The new requirements set by device portability, reliability, and costs have helped alleviating power consumption threat CMOS circuits. In addition, Because problem is getting more concerning, very large-scale integrated circuit (VLSI) designers need to develop efficient techniques reduce dissipation current future technologies, a task that full challenges but yet exciting explore. discusses sources CMOS. Two types exist for digital first, dynamic component, may be thought as useful because it establishes information charging discharging signal lines; second type, consisting short-circuit static components, waste comes from leakage currents flow directly supply ground. introduces different components gives their parametric equations.

参考文章(48)
Y. Nakagome, K. Itoh, M. Isoda, K. Takeuchi, M. Aoki, Sub-1-V swing internal bus architecture for future low-power ULSIs IEEE Journal of Solid-state Circuits. ,vol. 28, pp. 414- 419 ,(1993) , 10.1109/4.210023
Thomas D. Burd, Robert W. Brodersen, Processor design for portable systems signal processing systems. ,vol. 13, pp. 203- 221 ,(1996) , 10.1007/BF01130406
F.N. Najm, A survey of power estimation techniques in VLSI circuits IEEE Transactions on Very Large Scale Integration Systems. ,vol. 2, pp. 446- 455 ,(1994) , 10.1109/92.335013
L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Silvano, Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems great lakes symposium on vlsi. pp. 77- 82 ,(1997) , 10.1109/GLSV.1997.580414
C.-L. Su, C.-Y. Tsui, A.M. Despain, Saving power in the control path of embedded processors IEEE Design & Test of Computers. ,vol. 11, pp. 24- 30 ,(1994) , 10.1109/54.329448
M. Mehendale, S.D. Sherlekar, G. Venkatesh, Extensions to programmable DSP architectures for reduced power dissipation international conference on vlsi design. pp. 37- 42 ,(1998) , 10.1109/ICVD.1998.646575
M. Winzker, Low-power arithmetic for the processing of video signals IEEE Transactions on Very Large Scale Integration Systems. ,vol. 6, pp. 493- 497 ,(1998) , 10.1109/92.711320
R.S. Bajwa, M. Hiraki, H. Kojima, D.J. Gorny, K. Nitta, A. Shridhar, K. Seki, K. Sasaki, Instruction buffering to reduce power in processors for signal processing IEEE Transactions on Very Large Scale Integration Systems. ,vol. 5, pp. 417- 424 ,(1997) , 10.1109/92.645068
Kyu-won Choi, Abhijit Chatterjee, Efficient instruction-level optimization methodology for low-power embedded systems international symposium on systems synthesis. pp. 147- 152 ,(2001) , 10.1145/500001.500035
E. Fujiwara, D.K. Pradhan, Error-control coding in computers IEEE Computer. ,vol. 23, pp. 63- 72 ,(1990) , 10.1109/2.56853