Micro processor capable of being connected with a coprocessor
作者： Takashi Nakayama
DOI:
关键词:
摘要: A micro processor capable of being connected with a coprocessor is disclosed. The microprocessor includes an execution unit and bus control coupled to the unit. When receives instruction be executed by coprocessor, supplies command code responsive instruction. further terminal supplied busy signal representing whether in arithmetic operating state. controls read status information after disappears. presence or absence thus detected from content information.
lens.org 参考文章(11)
Masahiko Ono, Data processor having a circuit structure suitable for fabrication in LSI form ,(1977)
H Barsamian, Firmware sort processor system ,(1972)
Akira Maeda, Multiprocessor system having mutual exclusion control function ,(1983)
David Mothersole, John Zolnowsky, Douglas B. MacGregor, Coprocessor instruction format ,(1987)
Glenn Louie, Rafi Retter, James Slager, Interface between a microprocessor and a coprocessor ,(1984)
Michael F. Berger, Sammy D. Sawyer, Co-processor combination ,(1984)
Kim A. Meinerth, Stanley A. Lackey, David A. Stoner, Special instruction processing unit for data processing system ,(1983)
Eugene Everett Marquardt, Joel Lawrence Fox, Configuration and control unit for a heterogeneous multi-system ,(1976)
George P. Taylor, Richard N. Ames, Joel C. Leininger, Dick K. Hardin, Synchronous microcode generated interface for system of microcoded data processors ,(1977)
Michael Fuccio, Benjamin Ng, Hardware Architecture Considerations in the WE32100 Chip Set IEEE Micro. ,vol. 6, pp. 29- 46 ,(1986) , 10.1109/MM.1986.304741