Method and apparatus for performing routing optimization during circuit design
作者： Tong Gao
DOI:
关键词:
摘要: One embodiment of the present invention provides a system that concurrently optimizes multiple routing objectives during an integrated circuit (IC) chip design. During operation, starts by receiving solution for IC design and set objectives. The then partitions into partitions. Next, each partition in partitions, by, iteratively: (1) analyzing to determine weights objectives; (2) constructing cost function based on (3) modifying within attempt optimize function.
lens.org 参考文章(6)
Ming-Te Lin, Tsuoe-Hsiang Liao, Standard cell library generation using merged power method ,(2001)
Parsotam T Patel, Jeannette N Sutherland, Joseph T Rahmeh, Sharad Mehrotra, Enhanced Routing Grid System And Method ,(2008)
Wei-Chih Tseng, Linni Wei, Yang-Shan Tong, Alex Miloslavsky, Daniel Zhang, ZongWu Tang, Method and system for post-routing lithography-hotspot correction of a layout ,(2008)
David Chyan, Satish Raj, Method and system for utilizing hard and preferred rules for C-routing of electronic designs ,(2007)
Liang-Jih Chao, So-Zen Yao, Wenyong Deng, Limin He, Jing Chen, Method and apparatus for scalable interconnect solution ,(2002)
Minchen Zhao, Jung-Cheun Lien, Method and apparatus for integrated circuit layout optimization ,(2006)