Yield and speed optimization of a latch-type voltage sense amplifier

作者: B. Wicht , T. Nirschl , D. Schmitt-Landsiedel

DOI: 10.1109/JSSC.2004.829399

关键词:

摘要: … the design issues for the latch-type sense amplifier of Fig. 1(b) to … Sections II and III cover the transient behavior and delay. The … By means of a transient simulation, Fig. 8 shows how …

参考文章(17)
B. Wicht, T. Nirschl, D. Schmitt-Landsiedel, A yield-optimized latch-type SRAM sense amplifier european solid-state circuits conference. pp. 409- 412 ,(2003) , 10.1109/ESSCIRC.2003.1257159
J.M. Hill, J. Lachman, A 900 MHz 2.25 MB cache with on-chip CPU now in Cu SOI international solid-state circuits conference. pp. 176- 177 ,(2001) , 10.1109/ISSCC.2001.912593
B. Nikolic, V. Stojanovic, V.G. Oklobdzija, Wenyan Jia, J. Chiu, M. Leung, Sense amplifier-based flip-flop international solid-state circuits conference. pp. 282- 283 ,(1999) , 10.1109/ISSCC.1999.759251
David Johns, Kenneth W. Martin, Tony Chan Carusone, Analog Integrated Circuit Design ,(1996)
B. Wicht, J.-Y. Larguier, D. Schmitt-Landsiedel, A 1.5V 1.7ns 4k /spl times/ 32 SRAM with a fully-differential auto-power-down current sense amplifier international solid-state circuits conference. pp. 462- 508 ,(2003) , 10.1109/ISSCC.2003.1234387
S.J. Lovett, G.A. Gibbs, A. Pancholy, Yield and matching implications for static RAM memory array sense-amplifier design IEEE Journal of Solid-state Circuits. ,vol. 35, pp. 1200- 1204 ,(2000) , 10.1109/4.859510
E. Seevinck, F.J. List, J. Lohstroh, Static-noise margin analysis of MOS SRAM cells IEEE Journal of Solid-State Circuits. ,vol. 22, pp. 748- 754 ,(1987) , 10.1109/JSSC.1987.1052809
W.T. Lynch, H.J. Boll, Optimization of the latching pulse for dynamic flip-flop sensors IEEE Journal of Solid-state Circuits. ,vol. 9, pp. 49- 54 ,(1974) , 10.1109/JSSC.1974.1050461
R. Thewes, C. Linnenbank, U. Kollmer, S. Burges, M. DiLeo, M. Clincy, U. Schaper, R. Brederlow, R. Seibert, W. Weber, On the matching behavior of MOSFET small signal parameters international conference on microelectronic test structures. pp. 137- 141 ,(2000) , 10.1109/ICMTS.2000.844420