Efficient and Robust RRAM-based Convolutional Weight Mapping with Shifted and Duplicated Kernel

作者: Yuhang Zhang , Guanghui He , Guoxing Wang , Yongfu Li

DOI: 10.1109/TCAD.2020.2998728

关键词:

摘要: The conventional mapping method between RRAM array and convolutional weights faces two key challenges: 1) nonoptimal energy efficiency 2) RRAM’s temporal variation. To address these challenges, we propose shift duplicate kernel (SDK) weight architecture. Each is duplicated multiple times rearranged on different bitlines in a shifted manner, enabling higher intralayer computational parallelism, reducing the number of input data loading. Hence, this architecture reduces latency consumption both forward backward propagation phases. Furthermore, have introduced parallel-window size allocation algorithm synchronization method. Our proposed aims to balance interlayer pipeline architecture, thus improving overall area efficiency. uses an averaging suppress effect variation during update, enhancing system’s robustness for training. From our experiment results, achieves $\sim 6.8\times $ 2.1\times over Significant improvement classification accuracy by 21.7% under 1%–5% achieved on-chip training task Cifar-10 dataset.

参考文章(53)
Shimeng Yu, Bin Gao, Zheng Fang, Hongyu Yu, Jinfeng Kang, H.-S. Philip Wong, A neuromorphic visual system using RRAM synaptic devices with Sub-pJ energy and tolerance to variability: Experimental characterization and large-scale modeling international electron devices meeting. ,(2012) , 10.1109/IEDM.2012.6479018
H-S Philip Wong, Heng-Yuan Lee, Shimeng Yu, Yu-Sheng Chen, Yi Wu, Pang-Shiu Chen, Byoungil Lee, Frederick T Chen, Ming-Jinn Tsai, None, Metal–Oxide RRAM Proceedings of the IEEE. ,vol. 100, pp. 1951- 1970 ,(2012) , 10.1109/JPROC.2012.2190369
Xiangyu Dong, Cong Xu, Yuan Xie, N. P. Jouppi, NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 31, pp. 994- 1007 ,(2012) , 10.1109/TCAD.2012.2185930
Yunji Chen, Tao Luo, Shaoli Liu, Shijin Zhang, Liqiang He, Jia Wang, Ling Li, Tianshi Chen, Zhiwei Xu, Ninghui Sun, Olivier Temam, DaDianNao: A Machine-Learning Supercomputer international symposium on microarchitecture. pp. 609- 622 ,(2014) , 10.1109/MICRO.2014.58
Sarma Vrudhula, Jae-sun Seo, Tuo-Hung Hou, Yu Cao, I-Ting Wang, Shimeng Yu, Pai-Yu Chen, Binbin Lin, Jieping Ye, Mitigating Effects of Non-ideal Synaptic Device Characteristics for On-chip Learning international conference on computer aided design. pp. 194- 199 ,(2015) , 10.5555/2840819.2840848
Ximeng Guan, Shimeng Yu, H.-S. Philip Wong, On the Switching Parameter Variation of Metal-Oxide RRAM—Part I: Physical Modeling and Simulation Methodology IEEE Transactions on Electron Devices. ,vol. 59, pp. 1172- 1182 ,(2012) , 10.1109/TED.2012.2184545
Shimeng Yu, Bin Gao, Zheng Fang, Hongyu Yu, Jinfeng Kang, H.-S. Philip Wong, A Low Energy Oxide‐Based Electronic Synaptic Device for Neuromorphic Visual Systems with Tolerance to Device Variation Advanced Materials. ,vol. 25, pp. 1774- 1779 ,(2013) , 10.1002/ADMA.201203680
Wei-Hsin Tseng, Jieh-Tsorng Wu, Yung-Cheng Chu, A CMOS 8-Bit 1.6-GS/s DAC With Digital Random Return-to-Zero IEEE Transactions on Circuits and Systems Ii-express Briefs. ,vol. 58, pp. 1- 5 ,(2011) , 10.1109/TCSII.2010.2092823
Dmitri B. Strukov, Gregory S. Snider, Duncan R. Stewart, R. Stanley Williams, The missing memristor found Nature. ,vol. 453, pp. 80- 83 ,(2008) , 10.1038/NATURE06932
Y. Lecun, L. Bottou, Y. Bengio, P. Haffner, Gradient-based learning applied to document recognition Proceedings of the IEEE. ,vol. 86, pp. 2278- 2324 ,(1998) , 10.1109/5.726791