Double redundant processor

摘要: A double redundant processor including first and second master processors for processing data, control address signals in a data system. The is an active state the standby signals. include subprocessors simultaneously signals, comparator connected to compare from subprocessors, thereby generating comparison error signal if disagreement exists, alarm monitor responsive inactivating activating processor.