Microprocessors and apparatus including same
作者： Masaru Goto
DOI:
关键词:
摘要: A general purpose register (11) stores a 16-bit fixed length instruction. bypass circuit (12) speedily outputs the result of comparison instruction when next conditional branch is executed. An ALU (13) performs logic process and so forth. high speed multiplying device/high dividing device (14) an arithmetic operation at speed. address calculating portion (15) calculates address. decoder/pipeline controlling (16) decodes controls pipeline. dedicated control (17) used as interrupt stack pointer or like. controller (18) multiple process. coprocessor bus (8) disposed independently from data (9).
lens.org 参考文章(13)
Franco Bonci, Data processing system with interrupt facilities ,(1982)
E. Aardoom, P. Stravers, An application specific processor for a multi-system navigation receiver international conference on computer design. pp. 128- 131 ,(1992) , 10.1109/ICCD.1992.276192
J.H. Crawford, The i486 CPU: executing instructions in one clock cycle IEEE Micro. ,vol. 10, pp. 27- 36 ,(1990) , 10.1109/40.46766
M. Alsup, Motorola's 88000 family architecture IEEE Micro. ,vol. 10, pp. 48- 66 ,(1990) , 10.1109/40.56325
S. McFarling, J. Hennesey, Reducing the cost of branches international symposium on computer architecture. ,vol. 14, pp. 396- 403 ,(1986) , 10.1145/17356.17402
Michael Fuccio, Benjamin Ng, Hardware Architecture Considerations in the WE32100 Chip Set IEEE Micro. ,vol. 6, pp. 29- 46 ,(1986) , 10.1109/MM.1986.304741
Ralph E. Taylor, James W. Sennott, Navigation system and method ,(1981)
Earl T. Cohen, Sign-extension of immediate constants in an alu ,(1994)
Ulrich Dipl.-Ing. Leimkötter, Andreas Dipl.-Ing. Heising, Method for interrupt control of processes in communication systems ,(1993)
John C. Schroter, Apparatus and method for short cycling sequences of a P-code generator ,(1990)