Scheduler which retries load/store hit situations

作者: Ramsey W. Haddad , Stephan G. Meier , James B. Keller

DOI:

关键词:

摘要: A scheduler issues memory operations without regard to whether or not resources are available handle each possible execution outcome of that operation. The also retains the operation after issuance. If a condition occurs which prevents correct operation, is retried. subsequently reschedules and reissues in response retry. Additionally, may receive retry type indicating reason for Certain types indicate delayed reissuance until occurrence subsequent event. In such types, monitors event delays detected. include physical address buffer detect load incorrectly issued prior an older store upon it dependent tag be reissued due on was determined during previous

参考文章(39)
Derrick C. Lin, Edward T. Grochowski, Processor pipeline including partial replay ,(1997)
Derrick Robert Meyer, Timothy Charles Fischer, Daniel Lawrence Leibholz, Sven Eric Meier, James Arthur Farrell, Speculative issue of instructions under a load miss shadow ,(1998)
Frederic C. Amerson, Vinod K. Kathail, Michael S. Schlansker, B. Ramakrishna Rau, William S. Worley, Rajiv Gupta, Method and system for propagating exception status in data registers and for detecting exceptions from speculative operations with non-speculative operations ,(1996)
Vladimir Yu. Volkonski, Valeri G. Gorokhov, Feodor A. Gruzdov, Yuli Kh. Sakhin, Boris A. Babaian, Architectural support for execution control of prologue and eplogue periods of loops in a VLIW processor ,(1996)
Stefan M. Freudenberger, James O. Hays, Ralph M. Kling, Carol L. Thompson, Jack D. Mills, Jonathan K. Ross, Gary N. Hammond, Dale C. Morris, Stephen G. Burger, Rajiv Gupta, Computer architecture for the deferral of exceptions on speculative instructions ,(1998)