Input/output memory management unit with protection mode for preventing memory access by i/o devices
作者： Andrew G. Kegel , Ronald Perez , Wei Huang
DOI:
关键词:
摘要: A memory management unit is configured to receive requests for access from a plurality of I/O devices. The implements protection mode wherein the prevents accesses by devices mapping (from devices) same set address translation data. When not in protected mode, maps different respective sets Thus, may protect using fewer tables than are typically required (e.g., none).
lens.org 参考文章(60)
Hongwen Gao, Alexander C. Klaiber, Processor that maintains virtual interrupt state and injects virtual interrupts into virtual machine guests ,(2005)
Robert R. Collins, James E. Brooks, Jonathan H. Shiell, Microprocessor with circuits, systems, and methods for selectively bypassing external interrupts past the monitor program during virtual program operation ,(1997)
John S. Elward, Memory expansion apparatus ,(1975)
Ronald T. Horan, Gregory N. Santos, Robert Allan Lester, Phillip M. Jones, Jerome J. Johnson, Michael J. Collins, Accelerated graphics port multiple entry gart cache allocation system and method ,(1997)
Hideo Sawamoto, Ryo Yamagata, Mari Ara, Invalidation of entries in a translation table by providing the machine a unique identification thereby disallowing a match and rendering the entries invalid ,(1991)
Raymond Tetrick, Message signaled interrupt redirection ,(2005)
Gerard Chauvel, Serge Lassere, Inverno Dominique Benoit Jacques D, ショベル ジェラール, ファーガソン エドワード, Ferguson Edward, ベノワ ジャック ダンベルノ ドミニク, ラサール セルジュ, Prefetch for TLB cache ,(2000)
Russ W. Herrell, Thomas P. Morrissey, User scheduled direct memory access using virtual addresses ,(1991)