Divider method and apparatus with means for avoiding divide by zero errors

摘要: A divider circuit arrangement in which order to avoid dividing by zero the divisor (V d ) is modified addition of an extra signal (X a form V' =V +X and dividend i product quotient o +V X . particular but not exclusive application this normalizing ouptut from dual branch receiver (not shown).