A knowledge-based expert system for automatic visual VLSI reverse-engineering: VLSI layout version

作者: N.G. Bourbakis , A. Mogzadeh , S. Mertoguno , C. Koutsougeras

DOI: 10.1109/TSMCA.2002.805765

关键词:

摘要: This paper presents a method of knowledge representation for very large scale integration (VLSI) chip design which provides the necessary information abstraction from physical to gate-level logic through high-level behavioral model. The scheme used by ANTISTROFEAS system utilizes hierarchical attributed graph structure consists incrementally abstracted VLSI system. is well-suited reverse-engineering chips layer mask layout data, but also applicable applications at many levels process including rule checking, synthesis, verification, and partitioning-compaction problems. any technology, designed take advantage artificial intelligence. expert techniques, disassociating manipulation data rules govern its correctness transformation other usage.

参考文章(15)
D. Rice, Nikolaos G. Bourbakis, An Expert Tool For Automatic Visual VLSI Reverse Engineering. software engineering and knowledge engineering. pp. 73- 77 ,(1993)
L.K. Alberts, C. Huijs, N.J.I. Mars, L. Spaanenburg, A knowledge-based approach to VLSI-design in an open CAD-environment Microprocessing and Microprogramming. ,vol. 27, pp. 77- 84 ,(1989) , 10.1016/0165-6074(89)90024-0
Nikolaos G. Bourbakis, Christos Alexopoulos, Allen Klinger, A parallel implementation of the SCAN language Computer Languages. ,vol. 14, pp. 239- 254 ,(1989) , 10.1016/0096-0551(89)90021-0
Neil H. E. Weste, Kamran Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective ,(1985)
M.I. Loupis, G.D. Tziallas, A knowledge-based framework for VLSI design Microprocessing and Microprogramming. ,vol. 28, pp. 327- 332 ,(1990) , 10.1016/0165-6074(90)90198-I
Amir Hekmatpour, Paul M. Chau, AI techniques and object-oriented technology for VLSI design-space representation, optimization, and management Applications of Artificial Intelligence VIII. ,vol. 1293, pp. 85- 94 ,(1990) , 10.1117/12.21055
Martin Hulin, Jochen Heistermann, Partitioning of digital designs: a knowledge based approach and concepts for its parallelization Microprocessing and Microprogramming. ,vol. 27, pp. 69- 75 ,(1989) , 10.1016/0165-6074(89)90023-9
N.G. Bourbakis, I.N. Savvides, Geometric transformations for optimum VLSI layout placement Microprocessing and Microprogramming. ,vol. 25, pp. 163- 170 ,(1989) , 10.1016/0165-6074(89)90190-7