Threshold voltage reduction of a transistor connected as a diode
作者： Fabio Disegni , Vincenzo Dima , Simone Bartoli , Lorenzo Bedarida
DOI:
关键词:
摘要: A circuit design of a transistor connected as diode, in particular to able reduce the threshold voltage and equal difference used transistors disposal. The includes first pMOS having second nMOS diode between gate drain current generator gates two transistors. Such is also applicable transistor. From general point view invention directed or whose increased (for transistors) decreased by using series with that provides an appropriate delta voltage. 3)
lens.org 参考文章(9)
Gerold Schrittesser, Circuit configuration for protecting a power MOSFET ,(1997)
Tae-Sung Jung, Jong-Min Park, Reference voltage generators including first and second transistors of same conductivity type ,(1997)
Charles S. Stephens, Daniel C. Rudolph, Low power diode ,(1994)
Tatsuhiko Fujihira, Semiconductor device having a surge protecting element ,(1991)
Shoichi C O Patent Division Shimizu, Logic circuit using Schottky barrier FETs ,(1988)
Osamu Nakayama, Electrostatic breakdown protection circuit for a semiconductor integrated circuit device ,(1995)
William J. Janutka, Unpowered fast gate turn-off FET ,(1982)
Francisco H. De La Moneda, Claude L. Bertin, Over voltage protective device and circuits for insulated gate transistors ,(1977)
Carl E. Edlund, Mechanical valve analog ,(1981)