Communications processor for voice band telecommunications

作者: John G. Bartkowiak , Safdar M. Asghar

DOI:

关键词:

摘要: The communications processor of the present invention comprises, in a single integrated circuit chip, combination central processing unit (CPU) having an execution with arithmetic logic and accumulators, program counter, memory, clock generator, timer, bus interface, chip select outputs, interrupt processor; digital signal (DSP) instruction set to carry out algorithm, for carrying multiply accumulate operations external interface; address connected between CPU DSP; data static scheduler statically scheduling algorithm CPU.

参考文章(22)
Gururaj Singh, Ronald C. Laugesen, P. Venkitakrishnan, Streamlined digital signal processor ,(1985)
Daniel A. Boudreau, Edward R. Salas, Priority resolver having dynamically adjustable priority levels ,(1982)
Donatas V. Gasiunas, G. Burnell Hohl, Voice/text storage and retrieval system ,(1983)
Ricky Lee Miller, William Joseph Raymond, Robert Lee Morgan, Phrase-programmable digital speech system ,(1984)
Larry Donald Larsen, Gardner Dulany Jones, Daniel J. Esteban, Three phased pipelined signal processor ,(1986)