Analytical thermal model for multilevel VLSI interconnects incorporating via effect

作者: Ting-Yen Chiang , K. Banerjee , K.C. Saraswat

DOI: 10.1109/55.974803

关键词:

摘要: … have demonstrated the strong influence of vias on the … vias, heat generated in the wire will flow through the vias to the underlying layer. Beyond , heat flows through the ILD and the via …

参考文章(8)
K. Banerjee, A. Amerasekera, G. Dixit, Chenming Hu, The effect of interconnect scaling and low-k dielectric on the thermal characteristics of the IC metal international electron devices meeting. pp. 65- 68 ,(1996) , 10.1109/IEDM.1996.553123
Ting-Yen Chiang, K.C. Saraswat, Impact of vias on the thermal effect of deep sub-micron Cu/low-k interconnects symposium on vlsi technology. pp. 141- 142 ,(2001) , 10.1109/VLSIT.2001.934989
Kaustav Banerjee, Amit Mehrotra, Alberto Sangiovanni-Vincentelli, Chenming Hu, On thermal effects in deep sub-micron VLSI interconnects design automation conference. pp. 885- 891 ,(1999) , 10.1145/309847.310093
H.A. Schafft, Thermal analysis of electromigration test structures IEEE Transactions on Electron Devices. ,vol. 34, pp. 664- 672 ,(1987) , 10.1109/T-ED.1987.22978
Ting-Yen Chiang, K. Banerjee, K.C. Saraswat, A new analytical thermal model for multilevel ULSI interconnects incorporating via effect international interconnect technology conference. pp. 92- 94 ,(2001) , 10.1109/IITC.2001.930027
A.A. Bilotti, Static temperature distribution in IC chips with isothermal heat sources IEEE Transactions on Electron Devices. ,vol. 21, pp. 217- 226 ,(1974) , 10.1109/T-ED.1974.17899
Ting-Yen Chiang, K. Banerjee, K.C. Saraswat, Effect of via separation and low-k dielectric materials on the thermal characteristics of Cu interconnects international electron devices meeting. pp. 261- 264 ,(2000) , 10.1109/IEDM.2000.904306