Pseudo-vector machine for embedded applications

作者: Trevor Mudge , Lea Hwang Lee

DOI:

关键词:

摘要: Recently much attention has been focused on designing low-cost, low-power and high performance processors for mid-to-low end embedded mobile applications. In this work, we will present a new processing paradigm, called the Pseudo-Vector Machine, such particular, focus how to improve program loop executions by adding small amount of hardware single issued machine. The characteristics critical loops in these applications vary greatly, from highly vectorizable, difficult costly vectorize, impossible vectorize. For vector arithmetic that can be represented vectorizable loops, traditional paradigm typically provides largest gains. hard vectorize DSP's style which focuses optimizations, is more suitable. pseudo-vector machine proposed dissertation perform two types single, integrated datapath. Depending nature sometimes behaves like processor; it DSP processor. The compiler, machine, decides best suited given loop. By providing ability execute both paradigms achieve improvements are higher than either individual paradigm. average speedup, case, over set applications, 1.731.

参考文章(32)
Faye A. Briggs, Kai Hwang, Computer Architecture and Parallel Processing ,(1984)
Sally Anne McKee, Maximizing memory bandwidth for streamed computations University of Virginia. ,(1996)
Kai Hwang, Advanced Computer Architecture: Parallelism,Scalability,Programmability McGraw-Hill Higher Education. ,(1992)
John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach ,(1989)
J. Scott, Lea Hwang Lee, A. Chin, B. Moyer, Designing the M/spl middot/CORE/sup TM/ M3 CPU architecture international conference on computer design. pp. 94- 101 ,(1999) , 10.1109/ICCD.1999.808407
Anantha P. Chandrakasan, Samuel Sheng, Robert W. Brodersen, Low-Power CMOS Digital Design IEICE Transactions on Electronics. pp. 371- 382 ,(1992)
Lee, Smith, Branch Prediction Strategies and Branch Target Buffer Design IEEE Computer. ,vol. 17, pp. 6- 22 ,(1984) , 10.1109/MC.1984.1658927
D. R. Ditzel, H. R. McLellan, Branch folding in the CRISP microprocessor: reducing branch delay to zero international symposium on computer architecture. pp. 2- 8 ,(1987) , 10.1145/30350.30351