Numerically controlled phase lock loop synthesizer/modulator and method
作者： James V. Wernlund
DOI:
关键词:
摘要: A phase lock loop (PLL) circuit and method in which a PLL locks on variable input by providing an instantaneous value of signal from oscillator at periodic intervals, corrective signals to the same intervals comparing corresponding phase, adjusting predetermined phase. The may also frequency until difference between is smaller than threshold.
lens.org 参考文章(6)
Eric R. Drucker, Phase-locked loop frequency synthesizer including compensated phase and frequency modulation ,(1981)
Takuro Muratani, Toshinari Kimura, Hideo Kobayashi, Phase synchronization system ,(1989)
Michael Geile, Mark Dapper, Terrance Hill, Phase lock loop and improved phase detector therefor ,(1989)
Hideo Kobayashi, Michihisa Ohkawa, PLL having phase comparator with hysteresis characteristics ,(1985)
Stanley Roelofs, John R Buckley, Afc system for microwave energy sources ,(1969)
Shousei Yoshida, Clock recovery circuit with open-loop phase estimator and wideband phase tracking loop ,(1991)