Structure and manufacturing method of a chip scale package with low fabrication cost, fine pitch and high reliability solder bump

作者: Chuen-Jye Lin , Ming-Ta Lei , Mou-Shiung Lin

DOI:

关键词: Semiconductor deviceInterconnectionChip-scale packageElectronic engineeringSolderingFlip chipThermal copper pillar bumpOptoelectronicsFabricationMaterials scienceReliability (semiconductor)

摘要: A new method and package is provided for the mounting of semiconductor devices that have been with small-pitch Input/Output interconnect bumps. Fine pitch solder bumps, consisting pillar metal a bump, are applied directly to I/O pads device, device then flip-chip bonded substrate. Dummy bumps may be cases where arranged such additional mechanical support required.

参考文章(173)
Nicholas F. Pasch, Joe Zelayeta, Michael D. Rostoker, Method for forming interior bond pads having zig-zag linear arrangement ,(1995)
Chun-geun Park, Seon-ho Ha, Jong-han Park, Method for manufacturing a bump on a semiconductor chip ,(1994)
Curt A Erickson, Flip chip solder bump pad ,(1998)
William L. George, Richard W. Wilson, Bonding pedestals for semiconductor devices ,(1976)
William Jeffrey Schaefer, Pai-Hsiang Kao, Nikhil Vishwanath Kelkar, Surface mount die: wafer level chip-scale package and process for making the same ,(1998)
Jeremy John Edward Drake, Michael Williem Hendriksen, Flip chip attachment ,(1997)
Ernst Andrascek, Hans Hadersbeck, Method of producing copper platforms for integrated circuits ,(1985)