Diagnosis with transition faults on embedded segments
作者： Theodoros Toulas , Spyros Tragoudas
DOI: 10.1109/IOLTS.2017.8046173
关键词: Structured systems analysis and design method 、 Algorithm 、 Robustness (computer science) 、 Scalability 、 Real-time computing 、 Engineering
摘要: A method is presented that guides diagnosis using multiple transition faults on sensitized embedded segments. Suspect are eliminated with non-enumerative operations and non-pruned ranked. The approach also considers speed-ups gates. Experimental results demonstrate the scalability of proposed its effectiveness in fault diagnosis.
sci-hub.se 参考文章(23)
Andreas Riefert, Matthias Sauer, Sudhakar Reddy, Bernd Becker, Improving diagnosis resolution of a fault detection test set vlsi test symposium. pp. 1- 6 ,(2015) , 10.1109/VTS.2015.7116269
T. Bartenstein, D. Heaberlin, L. Huisman, D. Sliwinski, Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm Proceedings International Test Conference 2001 (Cat. No.01CH37260). pp. 287- 296 ,(2001) , 10.1109/TEST.2001.966644
Jing Ye, Yu Hu, Xiaowei Li, Wu-Tung Cheng, Yu Huang, Huaxing Tang, Diagnose Failures Caused by Multiple Locations at a Time IEEE Transactions on Very Large Scale Integration (VLSI) Systems. ,vol. 22, pp. 824- 837 ,(2014) , 10.1109/TVLSI.2013.2256437
Shin-ichi Minato, Zero-suppressed BDDs for set manipulation in combinatorial problems Proceedings of the 30th international on Design automation conference - DAC '93. pp. 272- 277 ,(1993) , 10.1145/157485.164890
Irith Pomeranz, Improving the Accuracy of Defect Diagnosis by Considering Fewer Tests IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 33, pp. 2010- 2014 ,(2014) , 10.1109/TCAD.2014.2358936
Xiaochun Yu, R.D. Blanton, An Effective and Flexible Multiple Defect Diagnosis Methodology Using Error Propagation Analysis international test conference. pp. 1- 9 ,(2008) , 10.1109/TEST.2008.4700595
John Waicukauski, Eric Lindbloom, Barry Rosen, Vijay Iyengar, Transition Fault Simulation IEEE Design & Test of Computers. ,vol. 4, pp. 32- 38 ,(1987) , 10.1109/MDT.1987.295104
V.J. Mehta, M. Marek-Sadowska, Kun-Han Tsai, J. Rajski, Timing-Aware Multiple-Delay-Fault Diagnosis IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 28, pp. 245- 258 ,(2009) , 10.1109/TCAD.2008.2009164
Eun Jung Jang, Jaeyong Chung, Jacob A. Abraham, Delay defect diagnosis methodology using path delay measurements international symposium on integrated circuits. pp. 317- 320 ,(2011) , 10.1109/ISICIR.2011.6131960
Zhiyuan Wang, M.M. Marek-Sadowska, K.-H. Tsai, J. Rajski, Delay-fault diagnosis using timing information IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 24, pp. 1315- 1325 ,(2005) , 10.1109/TCAD.2005.852062