Address translation structures to provide separate translations for instruction fetches and data accesses
作者： Michael K. Gschwind
DOI:
关键词: Address space 、 Structure (mathematical logic) 、 Translation (geometry) 、 Theoretical computer science 、 Computer science 、 Page address register 、 Application domain 、 Information retrieval 、 Logical address 、 Set (abstract data type) 、 Virtual address space
摘要: An address translation capability in which information is obtained from an structure to be used translate a first second address, the being of type and type. The includes set one another To obtain information, or selected as based on attribute address.
lens.org 参考文章(54)
Ashish B. Dixit, Earl A. Killian, TLB with two physical pages per virtual tag ,(1992)
David Egolf, Processor emulation virtual memory address translation ,(1998)
Hisham Abu-Salah, David A. Koufaty, Avi Mendleson, Dheeraj R. Subbareddy, Ronny Ronen, Ilya Osadchiy, Eugene Gorbatov, Kenzo Van Craeynest, Yuval Yosef, Efraim Rotem, Eliezer Weissmann, Tong Li, Aamer Jaleel, Alon Naveh, Boris Ginzburg, Paolo Narvaez, Scott D. Hahn, Michael Mishaeli, Anil Aggarwal, Providing an asymmetric multicore processor system transparently to an operating system ,(2011)
Gur Hildesheim, Chang Kian Tan, Robert S. Chappell, Rohit Bhatia, Concurrent control for a page miss handler ,(2013)
Adam J. Muff, Paul E. Schardt, Matthew R. Tubbs, Robert A. Shearer, Instruction set architecture with opcode lookup using memory attribute ,(2016)
Ho-Seop Kim, Youfeng Wu, Mauricio Breternitz, On-demand emulation via user-level exception handling ,(2007)
Keith M. Adams, Jeffrey W. Sheldon, Dynamic selection and application of multiple virtualization techniques ,(2008)
Charles D. Garrett, Mikayo Wada, Joseph A. Bank, Richard A. Lethin, Mitsuo Sakurai, Dynamic optimizing object code translator for architecture emulation and dynamic optimizing object code translation method ,(1998)
Shahrokh Shahidzadeh, David B. Papworth, Frank Binns, Bryant E. Bigbee, Robert P. Colwell, Linear address extension and mapping to physical memory using 4 and 8 byte page table entries in a 32-bit microprocessor ,(2000)
William J. Schmidt, Ensuring Register Availability for Dynamic Binary Optimization ,(2011)