Providing an asymmetric multicore processor system transparently to an operating system
作者： Hisham Abu-Salah , David A. Koufaty , Avi Mendleson , Dheeraj R. Subbareddy , Ronny Ronen
DOI:
关键词:
摘要: In one embodiment, the present invention includes a multicore processor with first and second groups of cores. The group can be different instruction set architecture (ISA) than or same ISA but having power performance support level, is transparent to an operating system (OS). further migration unit that handles requests for number scenarios causes context switch dynamically migrate process from core group. This dynamic hardware-based OS. Other embodiments are described claimed.
lens.org 参考文章(33)
Carl E. Clark, Jeffrey A. Frey, Method and apparatus for dispatching tasks requiring short-duration processor affinity ,(1991)
Hong Wang, John Shen, Hong Jiang, Richard Hankins, Per Hammarlund, Dion Rodgers, Gautham Chinya, Baiju Patel, Shiv Kaushik, Bryant Bigbee, Gad Sheaffer, Yoav Talgam, Yuval Yosef, James P Held, None, Instruction set architecture-based inter-sequencer communications with a heterogeneous resource ,(2014)
William Thomas Flynn, John Michael Borkenhagen, Richard James Eickemeyer, Andrew Henry Wottreng, Method and apparatus to force a thread switch in a multithreaded processor ,(1997)
Keith Farkas, Parthasarathy Ranganathan, Norman P. Jouppi, Robert N. Mayo, Dynamically selecting processor cores for overall power efficiency ,(2003)
Premanand Sakarda, Jay Heeb, Mark N. Fullerton, Hong-Yi Chen, Sehat Sutardja, Dynamic core switching ,(2008)
Gautham N. Chinya, Milind B. Girkar, Trung A. Diep, Asit K. Mallick, Shivnandan D. Kaushik, Xinmin Tian, Bryant E. Bigbee, James Paul Held, Hong Wang, Baiju V. Patel, Prashant Sethi, Richard A. Hankins, John P. Shen, Mechanism to schedule threads on OS-sequestered sequencers without operating system intervention ,(2004)
Gautham Chinya, Hong Wang, Prashant Sethi, Shivnandan Kaushik, Bryant Bigbee, John Shen, Richard Hankins, Xiang Zou, Baiju V Patel, Jason W Brandt, Anil Aggarwal, John L Reid, None, Apparatus, system, and method for persistent user-level thread ,(2016)
Hans-Juergen K. H. Boehm, Almost non-blocking linked stack implementation ,(2004)
S. Goel, H. Sharda, D. Taniar, Distributed scheduler for high performance data-centric systems ieee region 10 conference. ,vol. 3, pp. 1157- 1161 ,(2003) , 10.1109/TENCON.2003.1273429
Terry Parks, G Glenn Henry, Rodney E Hooker, Microprocessor that performs X86 ISA and ARM ISA machine language program instructions by hardware translation into microinstructions executed by common execution pipeline ,(2011)