Method and apparatus for the controlled delay of an input signal
作者： Werner Grollitsch
DOI:
关键词: Line (electrical engineering) 、 Control theory 、 Clock skew 、 Shift register 、 Reset (computing) 、 Register (music) 、 Signal 、 Computer science 、 Electronic engineering 、 Delayed phase
摘要: An apparatus for the controlled delay of an input signal includes a receiving signal. The is supplied to line with multiplicity elements. Outputs elements allow respective differently delayed phase signals be tapped off. Furthermore, register provided. are each associated one Each has reset and clock input. inputs coupled outputs element therewith.
lens.org 参考文章(10)
Andy T. Nguyen, Clock generator circuit providing an output clock signal from phased input clock signals ,(2002)
Yoshito Nishimichi, Timing control circuit ,(1992)
Roy E. Greeff, Travis E. Swanson, Generation of memory test patterns for DLL calibration ,(2004)
Shunichi Kaeriyama, Masayuki Mizuno, Clock adjusting circuit and semiconductor integrated circuit device ,(2007)
Yong-ho Cho, Method and apparatus for controlling read latency of high-speed DRAM ,(2008)
Brian Sadler, Tuyet Ngoc Simmons, Test channel usage reduction ,(2005)
Feng-Chia Chang, Yu-Sheng Lai, Chun Shiah, DLL circuit with dynamic phase-chasing function and method thereof ,(2011)
Song-Rong Han, Ming-Shih Yu, Delay-locked loop device capable of anti-false-locking and related methods ,(2005)
Andy T. Nguyen, Randy J. Simmons, Andrew W. Lai, Shankar Lakkapragada, Tuyet Ngoc Simmons, Testing of input/output devices of an integrated circuit ,(2006)