Use of multicore processor to mitigate common mode computing faults
作者： Adams Michael G , Gianisis Dino A
DOI:
关键词: Control system 、 SIGNAL (programming language) 、 Architecture 、 Communication channel 、 Common-mode signal 、 Multi-core processor 、 Computer hardware 、 Chip 、 Computer science 、 Core (game theory)
摘要: A control system includes a computing channel and an object channel. The command monitor lanes. lane has first processor core with architecture receiving input data generating based on the data. second are dissimilar implemented in single system-on chip device. outputs as responsive to determining is matched corresponds signal operation of at least one part system.
lens.org 参考文章(9)
Lew Go Chua-Eoan, Jian Shen, Multi-core heterogeneous system translation lookaside buffer coherency ,(2014)
Valentina Salapura, Alan Gara, Michael Karl Gschwind, Multiprocessor switch with selective pairing ,(2011)
Neil Hastie, Simon Brewerton, Real-time error detection by inverse processing ,(2010)
Larry J. Yount, Arthur D. Beutler, Karen Brack, System and method of redundancy management for fault effect mitigation ,(2006)
Jean-Paul Platzer, Stephane Wanchu, Dual/triplex flight control architecture ,(2004)
Sridhar Devarapalli, Mehrdad Hamadani, Mani Kancherla, Deepak Bansal, Sam Htin Moy, David Cheung, Sreenivasulu Malli, Massive multi-core processor built with serial switching ,(2009)
Roger Mellander, Mats X Källman, Johnny Öberg, Per V Carlsson, A safety system for a machine ,(2008)
F. Matthew Rhodes, Zeev Collin, General Purpose Single Chip Controller ,(2017)
Xian Zhang, Shige Wang, Xiaofeng F. Song, Architecture and apparatus for advanced arbitration in embedded controls ,(2016)