Multiprocessor switch with selective pairing
作者： Valentina Salapura , Alan Gara , Michael Karl Gschwind
DOI:
关键词:
摘要: System, method and computer program product for a multiprocessing system to offer selective pairing of processor cores increased processing reliability. A facility is provided that selectively connects, i.e., pairs, multiple microprocessor or provide one highly reliable thread (or group). Each paired high-reliability connect with components such as memory “nest” hierarchy), an optional controller, interrupt I/O peripheral devices, etc. The nest attached via switch bus.
osti.gov
lens.org 参考文章(40)
William P. Bunton, Robert L. Jardine, James S. Klecka, Thomas J. Kondo, Graham B. Stott, System recovery from errors for processor and associated components ,(2002)
Lucian Codrescu, Erich Plondke, William C. Anderson, Muhammad Ahmed, System and method of executing program threads in a multi-threaded processor ,(2005)
Sandip Das, Sanjay Patel, Srinivasan R. Iyengar, Shukur Moulali Pathan, Yoganand Chillarige, Prashant Jain, Resource sharing to reduce implementation costs in a multicore processor ,(2010)
Robert L. Jardine, William F. Bruckert, James Stevens Klecka, Error self-checking and recovery using lock-step processor pair architecture ,(1998)
Axel Freiwald, Bernhard Rohfleisch, Emulation interface system ,(2002)
Jeremy P. Petsinger, Kevin David Safford, Method and apparatus for seeding differences in lock-stepped processors ,(2002)
Wilhard Von Wendorff, Detlev Leisengang, System with configurable functional units and method ,(2009)
Jeffrey A. Sprouse, Tom A. Heynemann, Michael Knowles, David J. Garcia, Delegated write for race avoidance in a processor ,(2004)
Kazuhide Imaeda, Eiju Shin, Baku Tamura, High reliability system, redundant construction control method, and program ,(2004)
Chiloda Ashan Senerath Pathirane, Antony John Penton, Auxiliary circuit structure in a split-lock dual processor system ,(2010)