Delegated write for race avoidance in a processor
作者： Jeffrey A. Sprouse , Tom A. Heynemann , Michael Knowles , David J. Garcia
DOI:
关键词:
摘要: In a system including multiple-slice processors and memories, synchronization unit with race avoidance capability includes delegated write engine that receives data memory address information from the writes to as delegate for processors.
lens.org 参考文章(11)
Sharon Sheau-Pyng Lin, Hub array system and method ,(2003)
Giovanni Chiazzese, Synchronized sampling on a multiprocessor backplane via a broadcast timestamp ,(2001)
Daniel Shane O'sullivan, Apparatus, method and system for a synchronicity independent, resource delegating, power and instruction optimizing processor ,(2003)
Gerald Everett, Dan Tormey, Joe Bolding, Synchronous breakpoint system and method ,(2001)
William P. Brown, Software raid methods and apparatuses including server usage based write delegation ,(2002)
Toshio Hirosawa, Kazumitu Kondo, Katsuto Miyazaki, Kenji Fujikata, Load balancing control method for a loosely coupled multi-processor system and a device for realizing same ,(1986)
Dominique D'inverno, Gerard Chauvel, Priority arbitration based on current task and MMU ,(2001)
G. R. Mohan Rao, Multiprocessor system with integrated memory ,(2000)
Masashi Deguchi, Tokuzo Kiyohara, Loosely coupled pipeline processor ,(1987)