High speed phase aligner with jitter removal
作者： Michael Cheng , Paul Ta
DOI:
关键词: Clock domain crossing 、 Computer science 、 Signal 、 Retiming 、 Phase (waves) 、 Jitter 、 Computer hardware 、 Clock signal 、 Reading (computer) 、 Automatic frequency control
摘要: A data retiming system for incoming and eliminating jitter is described. The includes a local clock; phase aligner receiving the producing recovered clock from data, then retimed by with buffer memory removing storing to in accordance reading stored clock. provides reliable operation even at very high rates. freezeable voltage-controlled oscillator signal freeze frequency control also disclosed. Using current steering techniques, able its output quickly.
lens.org 参考文章(24)
Ralph Urbansky, Circuit arrangement for bit rate adjustment ,(1992)
Robert R. Cordell, Digital phase aligner with outrigger sampling ,(1987)
Robert R. Cordell, Phase and frequency detector circuits ,(1987)
Steven P. Saneski, Clock skew correction arrangement ,(1988)
Sherre M. Staves, Ernest E. Bergmann, Digital phase locked loop clock recovery scheme ,(1987)
John R. Long, Digital phase aligner and method for its operation ,(1989)
Napoleon G. Avaneas, High speed data-clock synchronization processor ,(1987)
Scott W. Lowrey, Jeffrey A. Porter, Broadband digital phase aligner ,(1992)
Michael A. McCullough, Laurence P. Flora, Automatic signal delay adjustment apparatus ,(1984)
Douglas J. Doornink, Synchronizing digital video inputs ,(1994)