Clock frequency adjustment for semi-conductor devices
作者： Paul Rowland
DOI:
关键词: Clock skew 、 Synchronous circuit 、 Computer science 、 Word clock 、 Computer hardware 、 Clock gating 、 Clock domain crossing 、 Digital clock manager 、 CPU multiplier 、 Clock signal
摘要: A method and apparatus are provided for clocking data processing modules, which require differing average clock frequencies, transferring between the modules. This comprises a means providing common signal to Clock pulses deleted from individual modules in dependence on frequency required by each module. applied is be transferred at times consistent with transfer.
lens.org 参考文章(34)
Hideharu Kanaya, Yasutomo Sakurai, Koichi Odahara, Kiyoshi Sudo, Kenji Hoshi, Clock control circuit for suppressing clock pulses ,(1991)
Itamar S. Kazachinsky, Doron Orenstein, Method and apparatus for reducing clock frequency during low workload periods ,(2002)
Gerald Arnold Marin, Raif O. Onvural, Recovering a clock signal in a multimedia network using time stamps ,(1997)
Alan J. Drake, Andrew K. Martin, AJ Kleinosowski, Self-resetting, self-correcting latches ,(2008)
Hsi-Chih Peng, Mike Duh, Method for optimizing frequency of clock signal and network switch using same ,(2004)
Kazuhiro Okamoto, Masashi Oki, Circuit for amplifying and outputting audio signals ,(2001)
Kevin A. Mcgonagle, Tai H. Nguyen, Harland Glenn Hopkins, Duy Q. Nguyen, Victor A. Liu, Shared component clock protrction for multicore DSP device ,(2001)
Brian Kelleher, Jonah Alben, Dennis Kd Ma, Method and apparatus for power management of graphics processors and subsystems that allow the subsystems to respond to accesses when subsystems are idle ,(2001)