Synchronization control apparatus, arithmetic processing device, parallel computer system, and control method of synchronization control apparatus
作者： Shigekatsu Sagi
DOI:
关键词: Computer hardware 、 Synchronization (computer science) 、 Clock synchronization 、 Arithmetic 、 CPU multiplier 、 Self-clocking signal 、 Digital clock manager 、 Real-time computing 、 Clock rate 、 Frame synchronization (video) 、 Computer science 、 Clock domain crossing
摘要: A synchronization control apparatus is included in an arithmetic processing device. The device connected to another via a data transfer clock divider which divides input signal into N. In the apparatus: detecting unit detects rising or falling of divided signal; monitoring monitors elapsed time since generating generates by multiplying N; request receiving receives from other device; outputs clock; sending sends
lens.org 参考文章(4)
Jinxiong Lu, Chin Ngek Hung, Jianping Tu, Jie Liu, Xiang Wang, Node level vectoring synchronization ,(2012)
Paul Rowland, Clock frequency adjustment for semi-conductor devices ,(2008)
Girault W. Jones, James M. Hollabaugh, Methods and apparatus for synchronizing clock signals in a wireless system ,(2012)
Stephen G. Tell, William J. Dally, Speculative periodic synchronizer ,(2012)