System for preventing translation lookaside buffer conflicts when generating and merging computer architecture test cases
作者： John May , Ryan Thompson
DOI:
关键词: Parallel computing 、 Central processing unit 、 Test case generator 、 Cache 、 Translation lookaside buffer 、 Test case 、 Mutually exclusive events 、 Computer science 、 Initialization 、 Thread (computing)
摘要: A system for preventing translation cache/translation register initialization conflicts in dual-threaded computer processor architecture test cases. When each case is generated, the generator given a number T representing total cache entries and which it can use. first thread second are generated to produce of equal value no greater than T/4. Each then moved mutually exclusive slots range from 0 through (T/2−1). Finally, (T−1) T/2.
lens.org 参考文章(5)
James O. Hays, Gary N. Hammond, Jonathan K. Ross, William R. Bryg, Stephen G. Burger, Koichi Yamada, Software and hardware-managed translation lookaside buffer ,(1996)
Kenneth C. Yeager, Translation lookaside buffer with virtual address conflict prevention ,(1996)
Michael V. Glik, Walter G. Vahey, Caren H. Baker, George Friedman, M. Osborne Ii Theodore, Method and system for software object testing ,(2000)
Robert Bruce Aglietti, Thomas Lee Watson, Kenneth Mark Wilson, Avoiding mapping conflicts in a translation look-aside buffer ,(2000)
Ryan C. Thompson, John W. Maly, Method and apparatus for TLB entry tracking, collision detection, and address reassignment, in processor testcases ,(2002)