Identifying stale entries in address translation cache
作者： Manoj Dusanapudi , Vinod Bussa , Shakti Kapoor
DOI:
关键词:
摘要: A mapping may be changed in a table stored memory. The map first set of addresses, for data, to second addresses. changing the including addresses third In response mapping, one or more flush operations executed invalidate entries within address translation caches. include executing operations, test case run. whether any are
lens.org 参考文章(23)
John May, Ryan Thompson, System for preventing translation lookaside buffer conflicts when generating and merging computer architecture test cases ,(2002)
Varun Mallikarjunan, Satish K. Sadasivam, Prathiba Kumar, Sangram Alapati, Tightly-Coupled Context-Aware Irritator Thread Creation for Verification of Microprocessors ,(2013)
Benjamin D. Osecky, Blaine D. Gaither, Computer performance improvement by adjusting a time used for preemptive eviction of cache entries ,(2001)
Vinod Bussa, Manoj Dusanapudi, Shakti Kapoor, Sunil Suresh Hatti, Light weight and high throughput test case generation methodology for testing cache/tlb intervention and diagnostics ,(2008)
John Te-Jui Sheu, Eric P. Traut, David S. Bailey, Renee Antonio Vega, Method and system for caching address translations from multiple address spaces in virtual machines ,(2005)
Manoj Dusanapudi, Sandip Bag, Sunil Suresh Hatti, Batchu Naga Venkata Satyanarayana, Shakti Kapoor, System and method for testing SLB and TLB cells during processor design verification and validation ,(2007)
Eric E. Lowe, Method and apparatus for memory management in a multi-processor computer system ,(2004)
Rahul Seth, Shaun M. Conrad, Russell J. Fenger, Gaurav Khanna, Anil Aggarwal, James B. Crossland, Apparatus and Method For Tracking TLB Flushes On A Per Thread Basis ,(2012)