ADDRESS TRANSLATION CACHE
作者： Swaine Andrew Brookfield
DOI:
关键词: Translation (geometry) 、 Information retrieval 、 Page 、 Cache 、 Page table 、 Computer science
摘要: An apparatus has an address translation cache (12, 16) having a number of entries (40) for storing data which depends on one or more page table tables. Control circuitry (50) is responsive to invalidation request specifying information perform lookup operation identify at least target entry be invalidated. The the corresponding information. control selects modes use in dependence size indicating entry. different correspond ways identifying based
lens.org 参考文章(8)
Naresh Nayar, Michael J. Corrigan, Paul LuVerne Godtland, Joaquin Hinojosa, Edward John Silha, Cathy May, Apparatus and method for selectively invalidating entries in an address translation cache ,(2005)
Shi-Chang Wang, Jeng-Yan Hwang, Yuan-Ting Wu, Method and apparatus for TLB invalidation mechanism for protective page fault ,(1995)
Young Ho Cha, Kwan Young Kim, Chang Seon Jo, Soo Hyun Kum, Kwang Ho Lee, Method for running cache invalidation in computer system ,(2014)
Eric Jason Fluhr, Jose Angel Paredes, Ed Seewann, Joaquin Hinojosa, Michael Ju Hyeok Lee, Method and apparatus for selecting operating characteristics of a content addressable memory by using a compare mask ,(2005)
Mukherjee Shubhendu Sekhar, INSTRUCTION CACHE TRANSLATION MANAGEMENT ,(2016)
Paul Christopher John Wiercienski, Alexander Miretsky, Jason Edward Podaima, Burst translation look-aside buffer ,(2015)
Manoj Dusanapudi, Vinod Bussa, Shakti Kapoor, Identifying stale entries in address translation cache ,(2017)
Lyon Terry L, Virtual address aliasing architecture ,(2002)