Array-Based Integrated Circuit with Reduced Proximity Effects
作者： Anand Seshadri , Terence G. W. Blake , Xiaowei Deng , Wah Kit Loh
DOI:
关键词: Electronic engineering 、 Proximity effect (audio) 、 Integrated circuit 、 Electrical engineering 、 Engineering
摘要: An integrated circuit and method of generating a layout for an in which circuitry peripheral to array repetitive features, such as memory or logic cells, is realized according devices constructed similarly the cells themselves, one more structural levels. The distance over proximity effects are caused various levels determined. Those effect distances determine number those features be repeated outside adjacent each level, within match construction array.
lens.org 参考文章(6)
Anand Seshadri, Hugh Thomas Mair, Reduced Power Consumption in Retain-Till-Accessed Static Memories ,(2010)
Carl A. Vickery, Thomas J. Aton, System and method for making photomasks ,(2007)
Riko Radojcic, Dan Perry, Mark Nakamoto, Design for manufacturability for fabless manufactuers IEEE Solid-State Circuits Magazine. ,vol. 1, pp. 24- 33 ,(2009) , 10.1109/MSSC.2009.933437
P.G. Drennan, M. Kniffin, D. Locascio, Implications of Proximity Effects for Analog Design custom integrated circuits conference. pp. 169- 176 ,(2006) , 10.1109/CICC.2006.320869
Xi-Wei Lin, Layout proximity effects and device extraction in circuit designs international conference on solid-state and integrated circuits technology. pp. 2228- 2231 ,(2008) , 10.1109/ICSICT.2008.4735020
Masahiro Shimizu, Katsuhiro Tsukamoto, Method of making semiconductor integrated circuit having isolation oxide regions with different thickness ,(1994)